eP9452 is a HDMI 1.4 4-IN 2-OUT Repeater with MHL, ARC and OSD which is suitable for Switch Box, TV with PIP/POP and AV Receiver applications. The chip supports 1 HDMI/MHL input port (RX0), 3 HDMI input ports (RX1, RX2, RX3) and 2 HDMI output ports (TX0, TX1). The chip supports 4 HDCP RX ciphers and 2 HDCP TX ciphers. With 4 HDCP RX ciphers the chip supports very fast port switching without the need to redo HDCP authentication when port switching occurs. This feature is referred to as Instant Port Switching (IPS). The chip also supports 4 ports of on-chip eDID RAM to save system cost.
The chip supports Audio Outputs in IIS and SPDIF. The audio output and HDMI outputs can be selected from the same or different sources. The audio for the HDMI output can be from a regenerated LPCM audio source (input from IIS_*_IN pins) or the original audio from the selected HDMI input port. The chip supports ARC (Audio Return Channel) RX and is compliant with HDMI 1.4. The chip supports SD/HD Audio and HD/3-D/4K2K Video up to 340 Mhz TMDS clock.
The chip also supports On-Screen-Display (OSD) with 8 OSD Windows, configurable Font Size, programmable Color Pallet and various Overlap features.

Feature

•On-chip 4-IN 2-OUT HDMI Repeater with equalizer
•Support 4 HDMI input ports (Port 0/1/2/3) with on-chip eDID RAM for each port.
•Support HDMI/MHL dual mode in RX0 port.
•On-chip 4 HDCP RX ciphers which support Instant Port Switching (IPS). With this feature, port switching can be very fast because there is no need to redo HDCP authentication when port switching occurs.
•Support 2 HDMI output ports with on-chip HDCP TX cipher for each port.
•Support matrix switching from any input port to any output port.
•Support wide Frequency Range: 25MHz - 340MHz TMDS clock
•Support 12-bit Deep Full HD, Full 3D and 4K2K video.
•Support Standard Audio, DSD Audio and HD (HBR) Audio
•Support HDMI 1.4 ARC (Audio Return Channel) RX
•Support IeC 60958-1 audio stream receiving in ARC in both Common Mode and Single Mode.
•On-chip HDMI Receiver and Transmitter core which are compliant with HDMI 1.4 specification
•On-chip MHL Receiver core which is compliant with MHL 2.0 specification
•On-chip HDCP RX/TX engines support Repeater and are compliant with HDCP 1.3 specification
•Audio Outputs and HDMI output can be from the same or different sources
•Audio for HDMI output can be from a regenerated LPCM audio source or the original audio from the selected HDMI input port.
•On-chip Audio Decoder which support 8-channel IIS/DSD and SPDIF audio outputs
•Supports Standard Audio, DSD Audio and HD (HBR) Audio
•Supports audio soft mute
•Supports SPDIF Channel Status extraction
•Register-programmable via slave IIC interface
•Flexible interrupt registers with interrupt pin
•Link On and Valid De Detection
•Controllable tri-state for Audio output pins
•On-chip OSD which supports 8 OSD Windows with 2048X24 Font RAM and 1024X12 Display RAM
•Support configurable OSD Font Size with 128 24-bit X 16-bit, 102 24-bit X 20-bit or 85 24-bit X 24-bit
•Support programmable Color Pallet for OSD foreground
•Support Transparent Overlapping mode in OSD
•On-chip Power Regulator which provides regulated 3.0V and 1.0V power
•Low stand-by current (< 1mA) at power down mode
•128-pin LQFP package
•Pin to pin compatible with eP9442

BLOCK DIAGRAM